

LCFC Confidential


L340-IRH +N18P MB Schematics Document

Coffee Lake-R with DDR4 + Nvidia N18P-G0

2018-09-21

REV:0.1

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/08/20	Deciphered Date	2018/09/20	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number FG541/FG741
				Date: Thursday, January 03, 2019	Rev 0.1
				Sheet 1	of 69



Voltage Rails (O --> Means ON , X --> Means OFF)

Power Plane / State	V20B+	+3VALW +5VALW +3VALW_PCH +1.8VALW +1.0VALW	+1.2V +2.5V_DDR +VCCST	+5VS +3VS +VCCIO +VCCSTG +VCCSA +VCC_GT +CPU_CORE +0.6VS
S0	O	O	O	O
S3	O	O	O	X
S3 Battery only	O	O	O	X
S5 S4 AC Only	O	O	X	X
S5 S4 Battery only	O	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF

HSIO PORT	Function
USB3.0	1 USB3.0 Conn Left
	2 USB Type-C
	3 USB3.0 Conn Left
	4 NC
	5 NC
	6 NC
USB2.0	1 USB3.0 Conn Left
	2 USB Type-C
	3 USB3.0 Conn Left
	4 Finger Print
	5 Cardreader
	6 Touch Panel
	7 Bluetooth
	8 Camera
	9 NC
	10 NC
PCIE	1-4 X4 PCIE DGPU
	5 LAN
	6 WLAN
	7 SATA HDD
	8 SATA ODD
	9-12 X4 PCIE Optane Memory
	0 HDD
	1A ODD
SATA	1B used as PCIE
	2 used as PCIE

BOM Structure	BTO Item
@	Not stuff
14@	For 14" part
15@	For 15" part
17@	For 17" part
15or17@	For 15" or 17" part
Cannonlake@	For Cannonlake part
CD@	For C cost down
DUALMIC@	For Dual MIC part
EMC@	For EMC part
EMC_15@	For EMC 15" part
EMC_NS@	For EMC nu-stuff part
EMC_PX@	For EMC PX part
EMC_PXNS@	For EMC PX nu-stuff part
ES@	For ES CPU
EXO@	For EXO GPU
ME@	For ME part
TS@	For touch screen part
TS_NS@	For nu-touch part
DIS@	For GPU part
OPT@	For NV GPU part
PX@	For AMD GPU part
RANKA@	For VRAM rank A part
RANKB@	For VRAM rank B part
Realtek_SD@	For Realtek SD part
SINGLEMIC@	For single MIC part
SINGLERANK@	For single VRAN rank part
DUALRANK@	For dual VRAN rank part
TPM@	For TPM part
UMA@	For UMA part

SMBUS Control Table

	SOURCE	BATT	Charger	DGPU	IT8586E	Memory Down	PCH	PMIC	SODIMM	Thermal Sensor	WLAN	WiMAX
EC_SMB_CK1 EC_SMB_DA1	IT8586E +3VL_EC	V	V	X	V +3VL_EC	X	X	X	X	X	X	X
EC_SMB_CK2 EC_SMB_DA2	IT8586E +3VS	X	X	V +3VG_AON	V +3VS	X	V +3VALW_PCH	X	X	V	X	X
EC_SMB_CK3 EC_SMB_DA3	IT8586E +3VL_EC	X	X	X	V +3VL_EC	X	X	V	X	X	X	X
PCH_SMB_CLK PCH_SMB_DATA	PCH +3VALW_PCH	X	X	X	X	X	V +3VALW_PCH	X	V +3VS	X	V	V +3VS

EC SMBus1 address

Device	Address
Smart Battery	need to update
Charger	0001 0010 b

EC SMBus2 address

Device	Address
Thermal Sensor(NCT7718W)	1001_100xb
PCH	need to update
DGPU	need to update


EC SMBus3 address

Device	Address
PMIC	need to update

PCH SM Bus address

Device	Address
DDR4 SODIMM	need to update
Wlan	Reserved

Security Classification	LC Future Center Secret Data				Title
Issued Date	2015/08/20	Deciphered Date	2018/09/20		Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size Custom
					Document Number FG541/FG741
					Date: Thursday, January 03, 2019 Sheet 3 of 69



SMBUS Control Table

	SOURCE	VGA	BATT	ITS5400	BQ24780	WLAN	Thermal Sensor	PCH	TP Module	charger
EC SMB CK1	ITS5400	X	V	V	X	X	X	X	X	V
EC SMB DA1	+3VALW	X	X	X	X	X	X	X	X	X
EC SMB CK2	ITS5400	V	X	V	X	X	V	V	X	X
EC SMB DA2	+3VS	X	X	X	X	X	X	X	X	X
PCH SMB CLK	PCH	X	X	X	V	V	X	V	X	X
PCH SMB DATA	+3VALW_PCH	X	X	X	X	X	X	X	X	X

EC SM Bus1 address		EC SM Bus2 address		PCH SM Bus address	
Device	Address	Device	Address	Device	Address
Smart Battery	0x16	Thermal Sensor F75303M	1001 1000b	DDR DIMM1	1010 0000b
Charger	0001 0010 b	VGA	0x41(default)	DDR DIMM2	1010 0100b
		PCH	need to update	WLAN	Raid
		RTS5400	0x04		

(25) PCIE_CRX_GTX_N[0..15] (25)
(25) PCIE_CRX_GTX_P[0..15] (25)
PCIE_CTX_C_GRX_N[0..15] (25)
PCIE_CTX_C_GRX_P[0..15] (25)

Vinafix.com


VCCIO

CAD Note:
Place R_comp inside CPU cavity
Trace width=12 mils ,Spacing=15mil
Max length= 400 mils.

RC1 2 1 24.9 0402 1%
PEG_COMP
PEG_ROMP
DMI_CRX_PTX_P0 D8 DMI_RXP_0 DMI_TXP_0 B8 DMI_CTX_PRX_P0 DMI_CTX_PRX_P0 (19)
DMI_CRX_PTX_N0 E8 DMI_RXN_0 DMI_TXN_0 A8 DMI_CTX_PRX_N0 DMI_CTX_PRX_N0 (19)
DMI_CRX_PTX_P1 E6 DMI_RXP_1 DMI_TXP_1 C6 DMI_CTX_PRX_P1 DMI_CTX_PRX_P1 (19)
DMI_CRX_PTX_N1 F6 DMI_RXN_1 DMI_TXN_1 B6 DMI_CTX_PRX_N1 DMI_CTX_PRX_N1 (19)
DMI_CRX_PTX_P2 D5 DMI_RXP_2 DMI_TXP_2 B5 DMI_CTX_PRX_P2 DMI_CTX_PRX_P2 (19)
DMI_CRX_PTX_N2 E5 DMI_RXN_2 DMI_TXN_2 A5 DMI_CTX_PRX_N2 DMI_CTX_PRX_N2 (19)
DMI_CRX_PTX_P3 J8 DMI_RXP_3 DMI_TXP_3 D4 DMI_CTX_PRX_P3 DMI_CTX_PRX_P3 (19)
DMI_CRX_PTX_N3 J9 DMI_RXN_3 DMI_TXN_3 B4 DMI_CTX_PRX_N3 DMI_CTX_PRX_N3 (19)

COFFEE LAKE-H CPU_BGA1440

®



Follow 1.0PDG to reserve 3.3P_0201 capacitor between DDRA_CLK0 and DDRA_CLK0# --SF0904

CAD Note:
Trace width=20 mil, Spacing=20 mils
DDR_VREF_CA : Connected to VREF_CA on DIMM CH-A
DDR0_VREF_DQ : Connected to VREF_CA on DIMM CH-B
DDR1_VREF_DQ : Connected to VREF_CA on DIMM CH-B


DDR4 COMPENSATION SIGNALS








CAD Note:
Trace width=12-15 mil, Spacing=20 mils
Max trace length= 500 mil




Security Classification				LC Future Center Secret Data		Title	
Issued Date	2015/02/26	Deciphered Date	2018/09/20			CPU (3/7) DDRVI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C	Document Number	Rev	0.1
				FQ541/FQ741		Thursday, January 03, 2019	
				Date:	Thursday, January 03, 2019	Sheet	7 of 69

change HDMI DDI from CPU to GPU



Security Classification	LC Future Center Secret Data			Title	CPU (4/7) eDP, DDI	
Issued Date	2015/02/26	Deciphered Date	2018/09/20	Size	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				A3	FG541/FG741	0.1
				Date:	Thursday, January 03, 2019	Sheet 8 of 69





UC1F		
A10	VSS, 1	VSS, 82
A12	VSS, 2	AK4
A16	VSS, 3	AL10
A18	VSS, 4	AL12
A20	VSS, 5	AL14
A22	VSS, 6	AL16
A24	VSS, 7	AL18
A26	VSS, 8	AL20
A28	VSS, 9	AL22
A30	VSS, 10	AL24
A32	VSS, 11	AL26
A34	VSS, 12	AL28
AA12	VSS, 13	AM1
AA20	VSS, 14	AM2
AA30	VSS, 15	AM3
AB33	VSS, 16	AM4
AB34	VSS, 17	AM5
AB6	VSS, 18	AM6
AC1	VSS, 19	AN12
AC12	VSS, 20	AN14
AC2	VSS, 21	AN16
AC3	VSS, 22	AN18
AC37	VSS, 23	AN20
AC38	VSS, 24	AN22
AC4	VSS, 25	AN24
AC5	VSS, 26	AN26
AC6	VSS, 27	AN28
AD10	VSS, 28	AP10
AD11	VSS, 29	AP12
AD26	VSS, 30	AP14
AD30	VSS, 31	AP16
AD6	VSS, 32	AP18
AD8	VSS, 33	AP20
AD9	VSS, 34	AP22
AE33	VSS, 35	AP24
AE34	VSS, 36	AP26
AE6	VSS, 37	AP28
AF1	VSS, 38	AR12
AF12	VSS, 39	AR14
AF13	VSS, 40	AR16
AF14	VSS, 41	AR18
AF3	VSS, 42	AR20
AF4	VSS, 43	AR22
AG10	VSS, 44	AR24
AG11	VSS, 45	AR26
AG13	VSS, 46	AR28
AG29	VSS, 47	AR30
AG30	VSS, 48	AR32
AG6	VSS, 49	AR34
AG7	VSS, 50	AR36
AG8	VSS, 51	AR38
AH12	VSS, 52	AR40
AH33	VSS, 53	AR42
AH34	VSS, 54	AR44
AH35	VSS, 55	AR46
AH36	VSS, 56	AR48
AH6	VSS, 57	AR50
AJ1	VSS, 58	AV37
AJ13	VSS, 59	AV38
AJ2	VSS, 60	AW1
AJ3	VSS, 61	AW2
AJ37	VSS, 62	AW3
AJ38	VSS, 63	AW4
AJ4	VSS, 64	AW5
AJ5	VSS, 65	AW6
AJ6	VSS, 66	AW7
W4	VSS, 67	AW8
W5	VSS, 68	AW9
Y10	VSS, 69	W12
Y11	VSS, 70	W14
Y13	VSS, 71	W16
Y14	VSS, 72	W18
Y17	VSS, 73	W20
Y18	VSS, 74	W22
Y38	VSS, 75	W24
Y7	VSS, 76	W26
Y8	VSS, 77	W28
Y9	VSS, 78	W30
Y19	VSS, 79	W32
Y20	VSS, 80	W34
AK30	VSS, 81	W36

COFFEE LAKE-H-CPU_BGA1440


UC1G		
AW5	VSS, 163	VSS, 244
AY12	VSS, 164	VSS, 245
AY33	VSS, 165	VSS, 246
AY34	VSS, 166	VSS, 247
B9	VSS, 167	VSS, 248
BA10	VSS, 168	VSS, 249
BA11	VSS, 169	VSS, 250
BA12	VSS, 170	VSS, 251
BA37	VSS, 171	VSS, 252
BA38	VSS, 172	VSS, 253
BA6	VSS, 173	VSS, 254
BA8	VSS, 174	VSS, 255
BA9	VSS, 175	VSS, 256
BB1	VSS, 176	VSS, 257
BB12	VSS, 177	VSS, 258
BB2	VSS, 178	VSS, 259
BB29	VSS, 179	VSS, 260
BB3	VSS, 180	VSS, 261
BB30	VSS, 181	VSS, 262
BB4	VSS, 182	VSS, 263
BB5	VSS, 183	VSS, 264
BB6	VSS, 184	VSS, 265
BB12	VSS, 185	VSS, 266
BB13	VSS, 186	VSS, 267
BB14	VSS, 187	VSS, 268
BB15	VSS, 188	VSS, 269
BB16	VSS, 189	VSS, 270
BB17	VSS, 190	VSS, 271
BB18	VSS, 191	VSS, 272
BB19	VSS, 192	VSS, 273
BB20	VSS, 193	VSS, 274
BB21	VSS, 194	VSS, 275
BB22	VSS, 195	VSS, 276
BB23	VSS, 196	VSS, 277
BB24	VSS, 197	VSS, 278
BB25	VSS, 198	VSS, 279
BB26	VSS, 199	VSS, 280
BB27	VSS, 200	VSS, 281
BB28	VSS, 201	VSS, 282
BB29	VSS, 202	VSS, 283
BB30	VSS, 203	VSS, 284
BB31	VSS, 204	VSS, 285
BB32	VSS, 205	VSS, 286
BB33	VSS, 206	VSS, 287
BB34	VSS, 207	VSS, 288
BB35	VSS, 208	VSS, 289
BB36	VSS, 209	VSS, 290
BB37	VSS, 210	VSS, 291
BB38	VSS, 211	VSS, 292
BB39	VSS, 212	VSS, 293
BB40	VSS, 213	VSS, 294
BB41	VSS, 214	VSS, 295
BB42	VSS, 215	VSS, 296
BB43	VSS, 216	VSS, 297
BB44	VSS, 217	VSS, 298
BB45	VSS, 218	VSS, 299
BB46	VSS, 219	VSS, 300
BB47	VSS, 220	VSS, 301
BB48	VSS, 221	VSS, 302
BB49	VSS, 222	VSS, 303
BB50	VSS, 223	VSS, 304
BB51	VSS, 224	VSS, 305
BB52	VSS, 225	VSS, 306
BB53	VSS, 226	VSS, 307
BB54	VSS, 227	VSS, 308
BB55	VSS, 228	VSS, 309
BB56	VSS, 229	VSS, 310
BB57	VSS, 230	VSS, 311
BB58	VSS, 231	VSS, 312
BB59	VSS, 232	VSS, 313
BB60	VSS, 233	VSS, 314
BB61	VSS, 234	VSS, 315
BB62	VSS, 235	VSS, 316
BB63	VSS, 236	VSS, 317
BB64	VSS, 237	VSS, 318
BB65	VSS, 238	VSS, 319
BB66	VSS, 239	VSS, 320
BB67	VSS, 240	VSS, 321
BB68	VSS, 241	VSS, 322
BB69	VSS, 242	VSS, 323
BB70	VSS, 243	VSS, 324

COFFEE LAKE-H-CPU_BGA1440



UC1H		
BN4	VSS, 325	VSS, 409
BN7	VSS, 326	VSS, 410
BP12	VSS, 327	VSS, 411
BP14	VSS, 328	VSS, 412
BP18	VSS, 329	VSS, 413
BP21	VSS, 330	VSS, 414
BP24	VSS, 331	VSS, 415
BP25	VSS, 332	VSS, 416
BP26	VSS, 333	VSS, 417
BP29	VSS, 334	VSS, 418
BP33	VSS, 335	VSS, 419
BP34	VSS, 336	VSS, 420
BP7	VSS, 337	VSS, 421
BR12	VSS, 338	VSS, 422
BR14	VSS, 339	VSS, 423
BR18	VSS, 340	VSS, 424
BR21	VSS, 341	VSS, 425
BR24	VSS, 342	VSS, 426
BR25	VSS, 343	VSS, 427
BR29	VSS, 344	VSS, 428
BR34	VSS, 345	VSS, 429
BR36	VSS, 346	VSS, 430
BR7	VSS, 347	VSS, 431
BT12	VSS, 348	VSS, 432
BT14	VSS, 349	VSS, 433
BT18	VSS, 350	VSS, 434
BT21	VSS, 351	VSS, 435
BT24	VSS, 352	VSS, 436
BT25	VSS, 353	VSS, 437
BT26	VSS, 354	VSS, 438
BT29	VSS, 355	VSS, 439
BT33	VSS, 356	VSS, 440
BT34	VSS, 357	VSS, 441
BT36	VSS, 358	VSS, 442
BT37	VSS, 359	VSS, 443
BT38	VSS, 360	VSS, 444
BT39	VSS, 361	VSS, 445
BT40	VSS, 362	VSS, 446
BT41	VSS, 363	VSS, 447
BT42	VSS, 364	VSS, 448
BT43	VSS, 365	VSS, 449
BT44	VSS, 366	VSS, 450
BT45	VSS, 367	VSS, 451
BT46	VSS, 368	VSS, 452
BT47	VSS, 369	VSS, 453
BT48	VSS, 370	VSS, 454
BT49	VSS, 371	VSS, 455
BT50	VSS, 372	VSS, 456
BT51	VSS, 373	VSS, 457
BT52	VSS, 374	VSS, 458
BT53	VSS, 375	VSS, 459
BT54	VSS, 376	VSS, 460
BT55	VSS, 377	VSS, 461
BT56	VSS, 378	VSS, 462
BT57	VSS, 379	VSS, 463
BT58	VSS, 380	VSS, 464
BT59	VSS, 381	VSS, 465
BT60	VSS, 382	VSS, 466
BT61	VSS, 383	VSS, 467
BT62	VSS, 384	VSS, 468
BT63	VSS, 385	VSS, 469
BT64	VSS, 386	VSS, 470
BT65	VSS, 387	VSS, 471
BT66	VSS, 388	VSS, 472
BT67	VSS, 389	VSS, 473
BT68	VSS, 390	VSS, 474
BT69	VSS, 391	VSS, 475
BT70	VSS, 392	VSS, 476
BT71	VSS, 393	VSS, 477
BT72	VSS, 394	VSS, 478
BT73	VSS, 395	VSS, 479
BT74	VSS, 396	VSS, 480
BT75	VSS, 397	VSS, 481
BT76	VSS, 398	VSS, 482
BT77	VSS, 399	VSS, 483
BT78	VSS, 400	VSS, 484
BT79	VSS, 401	VSS, 485
BT80	VSS, 402	VSS, 486
BT81	VSS, 403	VSS, 487
BT82	VSS, 404	VSS, 488
BT83	VSS, 405	VSS, 489
BT84	VSS, 406	VSS, 490
BT85	VSS, 407	VSS, 491
BT86	VSS, 408	VSS, 492
BT87	VSS, 409	VSS, 493
BT88	VSS, 410	VSS, 494

COFFEE LAKE-H-CPU_BGA1440

DDR4 SO-DIMM





SPD Address = 2H

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2018/09/20	DDR4 S0-DIMM	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D CENTER TO ANY OTHER AGENCY AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED HEREIN MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>					
Size	Document Number				
Date	Tuesday, January 22, 2019		Sheet	1 of 68	

Vinafix.com

HM370 only have 4(#1-#4) USB3.1 GEN2 port





DDPB_CTRLDATA
The signal has a weak internal pull-down.
* H Port B is detected.
L Port B is not detected.


DDPC_CTRLDATA
The signal has a weak internal pull-down.
* H Port C is detected.
L Port C is not detected. (Default)




DDPD_CTRLDATA
The signal has a weak internal pull-down.
* H Port D is detected.
L Port D is not detected. (Default)

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/02/26	Deciphered Date	2018/09/20	PCH (2/9) USB3/GPPAEFGHI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	A3	Document Number	FG541/FG741		Rev
Date:	Tuesday, February 26, 2019	Sheet	15	of	69





Title PCH (3/9) CLOCK,GPPBH			
Size A3	Document Number FG541/FG741		Rev 0.1
Date: Tuesday, February 26, 2019		Sheet 17 of 69	




```


GXP_M15 /SMB/SLAVEs (Strap reserved)
Internal pull-up is required. Recommend 100K if pulled
up to 3.3V or 75K if pulled up to 1.8V.
This strap should be disabled. There should NOT be
any on-board device driving it to prevent short circuit
during strap sampling.
Power Plane Primary Well


GXP_M12 /SMB/SLAVEs
This signal has a weak internal pull-down.
0. Master Attached Flash Sharing (MAFS) enabled
(Default)
1. Slave Attached Flash Sharing (SAFS) enabled.
Warning: This strap must be configured to '0'
MAFS disabled. If enabled or IFC
strap is configured to '0' (eSPT is
disabled)
Notes:
1. The internal pull-down is disabled after RGNRST#
deasserts.
2. This signal is in the primary well.



```



128Mb Flash ROM,change t o SA00008 A300 SF0911





Security Classification		LC Future Center Secret Data		Title			
Issued Date		Deciphered Date		2018/09/20		PCH (5/9) SP1,SMBS,GPPBEGH	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD (ARMED AND DANGEROUS) POLICE. ANY UNAUTHORIZED REPRODUCTION OR DISSEMINATION OF THIS SHEET OF THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size A2		Document Number FG541/FG741	
				Date:		Tuesday, February 26, 2019 Sheet 18 of 89	



CAD Note:
Trace width=15 mils ,Spacing=15mil
Max length= N/A mils.


Signal	Usage	When Sampled	Comment
GPP_24 / CNV_BRI_DT / UART0_RTS#	XTAL Frequency Select	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down. An external pull-up is required on this strap since 38.4 MHz XTAL is not supported on the PCH.</p> <p>0 = 38.4 XTAL frequency selected. (Default) 1 = 24MHz XTAL frequency selected.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.
GPP_26 / CNV_RSL_DT / UART0_TXD	M,2 CNV Mode Select	Rising edge of RSMRST#	<p>An external pull-up or pull-down is required.</p> <ul style="list-style-type: none"> 0 = Integrated CNVI enable. 1 = Integrated CNVI disable. <p>The signal has a weak internal pull-down</p> <ul style="list-style-type: none"> 0 = VCCSPI is connected to 3.3V rail 1 = VCCSPI is connected to 1.8V rail
GPP_29	1.8V VCCPSPI	Rising edge of RSMRST#	<p>Note: If VCCPSPI is connected to 1.8V rail, this pin strap must be a '1' for the proper functionality of the SPI (Flash) I/Os</p>

Security Classification				LC Future Center Secret Data				Title					
Issued Date				2015/02/26		Deciphered Date		2018/09/20		Blank			
<p>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETITIVE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER WITHOUT THE SHEET FROM THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>													
Rev		Document Number		Date		Day		Month		Year			
01		PG541/PG741		Thursday, February 26, 2015		18		09		20			





GPP_B22/GSP11_MOSI (Boot BIOS Strap Bit BBS)
This signal has a weak internal pull-down.
This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Bus0, Device0, Function0, offset PCH_bit6)
0: SPI (default)
1: LPC
Notes:
1. The internal pull-down is disabled after PCH_PWR0K is high.
4. This signal is in the primary well.

Bit 6	Boot BIOS Destination
0	SPI (Default)
1	LPC




Add Board ID reserve 11305F




SKU ID

Board ID	Description	Stuff R
PCH_GPA18	0 15* EG530 RH157	
	1 17* EG730 RH152	
PCH_GPA19	0 non-touch RH158	
	1 touch RH155	
PCH_GPA20	0 non-KB BL RH159	
	1 KB BL RH153	
PCH_GPA17	0 Reserved RH847	
	1 Reserved RH846	
PCH_GPH19	0 Reserved RH849	
	1 Reserved RH848	
PCH_GPH21	0 Reserved RH851	
	1 Reserved RH852	


DRAM	Memory Down(DDR4)	DRAMCFG	PCH_GPA23	PCH_GPA22	PCH_GPA21
	Samsung 8Gb 2666 MT/s	0(0x000)	L/RH775	L/RH777	L/RH195
8Gb	Hynix 8Gb 2666 MT/s	1(0x001)	L/RH775	L/RH777	H/RH163
	Micron 8Gb 2666 MT/s	2(0x010)	L/RH775	H/RH776	L/RH195
	Samsung 4Gb 2400 MT/s	3(0x011)	L/RH775	H/RH776	H/RH163
8Gb	Hynix 4Gb 2400 MT/s	4(0x100)	H/RH774	L/RH777	L/RH195
	Micron 4Gb 2400 MT/s	5(0x101)	H/RH774	L/RH777	H/RH163
	X	6(0x110)	H/RH774	H/RH776	L/RH195
	SO-DIMM	7(0x111)	H/RH774	H/RH776	H/RH163



Security Classification		LC Future Center Secret Data		Title			
Issued Date	2015/02/26	Deciphered Date	2018/09/20	PCH (7/9) PWR			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C Document Number FQ541 / FQ741		Rev 0.1	
Date				1999.12.28, 2019.		Sheet 21 of 20	

Vinafix.com



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2018/09/20	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	Rev			
C	FG541/FG741	0.1			
Date	Thursday, January 03, 2019	Sheet	23	of	69

N17P-G1 GPIO

GPIO	I/O	ACTIVE	Function Description	I/O Termination
GPIO0	OUT	-	PWM Output to control NVVDD	
GPIO1	OUT	-	FB Enable for GC6 2.1	
GPIO2	IN	-	GPU wake signal for GC6 2.1	
GPIO3	OUT	-	PWM Output to control the SRAM power supply	
GPIO4	OUT	-	GPU power sequencing for GC6 2.1 --- 1V8_MAIN_EN	
GPIO5	IN	N/A	Active low Frame Lock	
GPIO6	OUT	-	Phase Shedding, NVVDD_PSI	
GPIO7	OUT	N/A	Panel Backlight enable	
GPIO8	OUT	-	Memory voltage Control	
GPIO9	I/O	-	Active Low Thermal Alert	
GPIO10	OUT	-	Memory VREF Control (100K pull Down)	
GPIO11	OUT	-	Panel Power enable	
GPIO12	IN	-	AC power detect or power supply overdraw input (10K pull High)	
GPIO13	OUT	N/A	LCD Panel Backlight Enable	
GPIO14	IN	N/A	Hot Plug Detect for IFPA	
GPIO15	IN	N/A	Hot Plug Detect for IFPB	
GPIO16	OUT	-	System side PCIe reset monitor	
GPIO17	IN	N/A	Hot Plug Detect for IFPD	
GPIO18	IN	N/A	Hot Plug Detect for IFPE	
GPIO19	OUT	N/A	3D Vision L/R Signal	
GPIO20		N/A	GC5_MODE	
GPIO21	I/O	N/A	UNUSED	
GPIO22	I/O	N/A	UNUSED	
GPIO23	OUT	-	GPU PCIe self-reset control	
GPIO24	IN	N/A	Hot Plug Detect for IFPF	
GPIO25		N/A	UNUSED	
GPIO26		N/A	UNUSED	
GPIO27	IN	N/A	Hot Plug Detect for IFPC	

STRAP2	STRAP1	STRAP0	RAMCFG[4:0]
L	L	L	00000
L	H	L	00010
L	H	H	00011
H	H	L	00110
H	H	H	00111

H=High: Tied to 1.8V
M=Middle: Tied to 0.9V
L=Low: Tied to 0V

ROM_SO	ROM_SI	ROM_SCLK	SOR_EXPOSED[3:0]
L	L	L	1111 DEFAULT
L	L	H	1110
L	H	L	1101
L	H	H	1100
H	L	L	1011
H	L	H	1010
H	H	L	1001
H	H	H	1000
L	L	M	0111
L	M	L	0110
L	M	H	0101
L	H	M	0100
H	L	M	0011
H	M	L	0010
H	M	H	0001
H	H	M	0000

1:ENABLE 0:DISABLE
SOR0/1/2/3 ENABLE

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1 DEFAULT
L	L	L	0	0	0	0


1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE

1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL

1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER

1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE


N17P-G1 Power Sequence



1. All power rail ramp up time should be larger than 40us and is recommended to be less than 2ms.
2. t (from 1V8_MAIN_EN to PEX_DVDD/NVVDD_Pgood) must NOT exceed 4ms.
3. All 3.3V devices that connect to the GPU must be powered after 1V8_AON; GPU can NOT have any 3.3V leakage path before 1V8_AON present.
4. The previous power rail must ramp up to 90% before the next power rail can start ramping up.

1. NVVDDS/PEX_DVDD must ramp down before NVVDD, all other power rails can ramp down together with NVVDD.
2. All 3.3V devices that connect to the GPU must be ramp down before 1V8_AON; GPU can NOT have any 3.3V leakage path after 1V8_AON and 1.8V_MAIN power down.
3. The previous power rail must ramp down to 10% before the next power rail can start ramping down.

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2018/09/20	VGA Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				LCFC	
Size	Document Number			Rev	
	PG541/PG741			0.1	
Date:	Thursday, January 03, 2019	Sheet	24	of 69	






PEX_DVDD Decoupling

MLCC	N18	N17	location
1.0uF	12/6	4	Under
4.7uF	3	0	Near
10uF	0	2	Midway
22uF	0	1	
22uF	0	1	



PEX_HVDD Decoupling

MLCC	N18	N17	location
1.0uF	13/6	4	Under
4.7uF	3	0	Near
10uF	3	0	Midway
22uF	0	2	
10uF	0	2	
22uF	0	1	





Ref NV DG-08780-001

If an IFP link is unused, in general it should be left unconnected.
This includes Main and Aux links.
IFPxy_RSET and IFPxy_PLLVDD (xy=AB,CD,EF)
can be left unconnected if neither of IFPx /IFPy is in use



Decoupling Value

MLCC	N18	N17	location
CV7	1uF	0.1uF	Under
CV222	1uF	0.1uF	Under
CV461	1uF	0.1uF	Under
CV70	1uF	0.1uF	Under
CV71	1uF	0.1uF	Under
CV223	1uF	0.1uF	Under
CV68	1uF	0.1uF	Under
CV462	1uF	0.1uF	Under
CV484	1uF	0.1uF	Under





ADD HDMI2.0 Port 20180531SF

GDDR5
Mode H - Mirror Mode Mapping

Address	DATA Bus
FBX_CMD0	C8#
FBX_CMD1	A3_BA3
FBX_CMD2	A2_BA0
FBX_CMD3	A4_BA2
FBX_CMD4	A5_BA1
FBX_CMD5	WE#
FBX_CMD6	A7_A8
FBX_CMD7	A6_A11
FBX_CMD8	AB1#
FBX_CMD9	A12_RFU
FBX_CMD10	A0_A10
FBX_CMD11	A1_A9
FBX_CMD12	RAS#
FBX_CMD13	RST#
FBX_CMD14	CKE#
FBX_CMD15	CAS#
FBX_CMD16	C8#
FBX_CMD17	A3_BA3
FBX_CMD18	A2_BA0
FBX_CMD19	A4_BA2
FBX_CMD20	A5_BA1
FBX_CMD21	WE#
FBX_CMD22	A7_A8
FBX_CMD23	A6_A11
FBX_CMD24	AB1#
FBX_CMD25	A12_RFU
FBX_CMD26	A0_A10
FBX_CMD27	A1_A9
FBX_CMD28	RAS#
FBX_CMD29	RST#
FBX_CMD30	CKE#
FBX_CMD31	CAS#

Core PLLVDD Decoupling Value

MLCC	N18	N17 location
CV64	1uF	Under
CV1160	1uF	Under
CV1161	1uF	Under




5A Peak 8A

1.8V Total 1A (AON+MAIN)

0.5A

+1.35VGS

Cost down list:
1U 4Pcs




+1.35VGS

Under GPU (below 150mils)


Near GPU

+1.35VGS

Near GPU



CALIBRATION PIN	N17P	N18P
FB_CAL_x_PD_VDDQ	40.2ohm	40.2ohm
FB_CAL_x_PU_GND	40.2ohm	40.2ohm
FB_CAL_x_TERM_GND	60.4ohm	40.2ohm



FBVDD_VCC_SENSE RV10 1 2 0.0402 5%
PLACE MIDWAY BETWEEN FBA AND FBB

1.8VS_AON Decoupling Value

MLCC	N18	N17	location
CV205	1uF	0.1uF	Under
CV206	1uF	0.1uF	Under
CV1475			Under
CV1476			Under
RV94	40.2ohm	60.4ohm	

only for N18P




Table 15. N17/CB4C-128 and N18/CB4D-128 FB BOM Differences

FB Pin	What to do for N18/CB4D-128	What to do for N17/CB4C-128
GPU_FB_VREF	Pull down to 49.9 ohm	Leave unconnected and floating
FB_CAL_TERM_GND	Pull down to 40.2 ohm	Pull down to 60.4 ohm

+1.8VS_VGA

AG26/A28 NC pin,
only for under GPU 1.8VS_VGA layout trace

2A

V20B+

RV42

47K 0.402 5% OPT8

+5VALW

RV86

47K 0.402 5% OPT8

+1.8VGS_PWR_EN1

RV1284

1 0.0402 5% OPT8

RV1285

1 0.0402 5% OPT8

RV1286

1 0.0402 5% OPT8

RV1287

1 0.0402 5% OPT8

RV1288

1 0.0402 5% OPT8

RV1289

1 0.0402 5% OPT8

RV1290

1 0.0402 5% OPT8

RV1291

1 0.0402 5% OPT8

RV42

47K 0.402 5% OPT8

+5VALW

RV86

47K 0.402 5% OPT8

+1.8VGS_PWR_EN1

RV1284

1 0.0402 5% OPT8

RV1285

1 0.0402 5% OPT8

RV1286

1 0.0402 5% OPT8

RV1287

1 0.0402 5% OPT8

RV1288

1 0.0402 5% OPT8

RV1289

1 0.0402 5% OPT8

RV1290

1 0.0402 5% OPT8

RV1291

1 0.0402 5% OPT8

RV42

47K 0.402 5% OPT8

+5VALW

RV86

47K 0.402 5% OPT8

+1.8VGS_PWR_EN1

RV1284

1 0.0402 5% OPT8

RV1285

1 0.0402 5% OPT8

RV1286

1 0.0402 5% OPT8

RV1287

1 0.0402 5% OPT8

RV1288

1 0.0402 5% OPT8

RV1289

1 0.0402 5% OPT8

RV1290

1 0.0402 5% OPT8

RV1291

1 0.0402 5% OPT8

RV42

47K 0.402 5% OPT8

+5VALW

RV86

47K 0.402 5% OPT8

+1.8VGS_PWR_EN1

RV1284

1 0.0402 5% OPT8

RV1285

1 0.0402 5% OPT8

RV1286

1 0.0402 5% OPT8

RV1287

1 0.0402 5% OPT8

RV1288

1 0.0402 5% OPT8

RV1289

1 0.0402 5% OPT8

RV1290

1 0.0402 5% OPT8

RV1291

1 0.0402 5% OPT8

RV42

47K 0.402 5% OPT8

+5VALW

RV86

47K 0.402 5% OPT8

+1.8VGS_PWR_EN1

RV1284

1 0.0402 5% OPT8

RV1285

1 0.0402 5% OPT8

RV1286

1 0.0402 5% OPT8

RV1287

1 0.0402 5% OPT8

RV1288

1 0.0402 5% OPT8

RV1289

1 0.0402 5% OPT8

RV1290

1 0.0402 5% OPT8

RV1291

1 0.0402 5% OPT8

RV42

47K 0.402 5% OPT8

+5VALW

RV86

47K 0.402 5% OPT8

+1.8VGS_PWR_EN1

RV1284

1 0.0402 5% OPT8

RV1285

1 0.0402 5% OPT8

RV1286

1 0.0402 5% OPT8

RV1287

1 0.0402 5% OPT8

RV1288

1 0.0402 5% OPT8

RV1289

1 0.0402 5% OPT8

RV1290

1 0.0402 5% OPT8

RV1291

1 0.0402 5% OPT8

RV42

47K 0.402 5% OPT8

+5VALW

RV86

47K 0.402 5% OPT8

+1.8VGS_PWR_EN1

RV1284

1 0.0402 5% OPT8

RV1285

1 0.0402 5% OPT8

RV1286

1 0.0402 5% OPT8

RV1287

1 0.0402 5% OPT8

RV1288

1 0.0402 5% OPT8

RV1289

1 0.0402 5% OPT8

RV1290

1 0.0402 5% OPT8

RV1291

1 0.0402 5% OPT8

RV42

47K 0.402 5% OPT8

+5VALW

RV86

47K 0.402 5% OPT8

+1.8VGS_PWR_EN1

RV1284

1 0.0402 5% OPT8

RV1285

1 0.0402 5% OPT8

RV1286

1 0.0402 5% OPT8

RV1287

1 0.0402 5% OPT8

RV1288

1 0.0402 5% OPT8

RV1289

1 0.0402 5% OPT8

RV1290

1 0.0402 5% OPT8

RV1291

1 0.0402 5% OPT8

RV42

47K 0.402 5% OPT8

+5VALW

RV86

47K 0.402 5% OPT8

+1.8VGS_PWR_EN1

RV1284

1 0.0402 5% OPT8

RV1285

1 0.0402 5% OPT8

RV1286

1 0.0402 5% OPT8

RV1287

1 0.0402 5% OPT8

RV1288

1 0.0402 5% OPT8

RV1289

1 0.0402 5% OPT8

RV1290

1 0.0402 5% OPT8

RV1291

1 0.0402 5% OPT8

RV42

47K 0.402 5% OPT8

+5VALW

RV86

47K 0.402 5% OPT8

+1.8VGS_PWR_EN1

RV1284

1 0.0402 5% OPT8

RV1285

1 0.0402 5% OPT8

RV1286

1 0.0402 5% OPT8

RV1287

1 0.0402 5% OPT8

RV1288

1 0.0402 5% OPT8

RV1289

1 0.0402 5% OPT8

RV1290

1 0.0402 5% OPT8

RV1291

1 0.0402 5% OPT8

RV42

47K 0.402 5% OPT8

+5VALW

RV86

47K 0.402 5% OPT8

+1.8VGS_PWR_EN1

RV1284

1 0.0402 5% OPT8

RV1285

1 0.0402 5% OPT8






RV1286

1 0.0402 5% OPT8

RV1287


1

HMP FORWARD, BG-900	
AG17	AG18
AG17-001	AG18-001
AG17-002	AG18-002
AG17-003	AG18-003
AG17-004	AG18-004
AG17-005	AG18-005
AG17-006	AG18-006
AG17-007	AG18-007
AG17-008	AG18-008
AG17-009	AG18-009
AG17-010	AG18-010
AG17-011	AG18-011
AG17-012	AG18-012
AG17-013	AG18-013
AG17-014	AG18-014
AG17-015	AG18-015
AG17-016	AG18-016
AG17-017	AG18-017
AG17-018	AG18-018
AG17-019	AG18-019
AG17-020	AG18-020
AG17-021	AG18-021
AG17-022	AG18-022
AG17-023	AG18-023
AG17-024	AG18-024
AG17-025	AG18-025
AG17-026	AG18-026
AG17-027	AG18-027
AG17-028	AG18-028
AG17-029	AG18-029
AG17-030	AG18-030
AG17-031	AG18-031
AG17-032	AG18-032
AG17-033	AG18-033
AG17-034	AG18-034
AG17-035	AG18-035
AG17-036	AG18-036
AG17-037	AG18-037
AG17-038	AG18-038
AG17-039	AG18-039
AG17-040	AG18-040
AG17-041	AG18-041
AG17-042	AG18-042
AG17-043	AG18-043
AG17-044	AG18-044
AG17-045	AG18-045
AG17-046	AG18-046
AG17-047	AG18-047
AG17-048	AG18-048
AG17-049	AG18-049
AG17-050	AG18-050
AG17-051	AG18-051
AG17-052	AG18-052
AG17-053	AG18-053
AG17-054	AG18-054
AG17-055	AG18-055
AG17-056	AG18-056
AG17-057	AG18-057
AG17-058	AG18-058
AG17-059	AG18-059
AG17-060	AG18-060
AG17-061	AG18-061
AG17-062	AG18-062
AG17-063	AG18-063
AG17-064	AG18-064
AG17-065	AG18-065
AG17-066	AG18-066
AG17-067	AG18-067
AG17-068	AG18-068
AG17-069	AG18-069
AG17-070	AG18-070




General Signal Routing:

Signal	Pin	Function
VDD_SENSE	L4	NVDD_VDD_SENSE
GND_SENSE	L5	NVDD_VSS_SENSE




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Memory Partition A - Lower 64 bits(MF=0)




2A Peak 3A Cost down list:
22U 2Pcs



GDDR5
Mode H - Mirror Mode Mapping

DATA Bus		
Address	0..31	32..63
FBX_CMD0	CS#	
FBX_CMD1	A3_BA3	
FBX_CMD2	A2_BA0	
FBX_CMD3	A4_BA2	
FBX_CMD4	A5_BA1	
FBX_CMD5	WE#	
FBX_CMD6	A7_A8	
FBX_CMD7	A6_A11	
FBX_CMD8	AB1#	
FBX_CMD9	A12_RFU	
FBX_CMD10	A0_A10	
FBX_CMD11	A1_A9	
FBX_CMD12	RAS#	
FBX_CMD13	RST#	
FBX_CMD14	CKE#	
FBX_CMD15	CAS#	
FBX_CMD16		CS#
FBX_CMD17		A3_BA3
FBX_CMD18		A2_BA0
FBX_CMD19		A4_BA2
FBX_CMD20		A5_BA1
FBX_CMD21		WE#
FBX_CMD22		A7_A8
FBX_CMD23		A6_A11
FBX_CMD24		AB1#
FBX_CMD25		A12_RFU
FBX_CMD26		A0_A10
FBX_CMD27		A1_A9
FBX_CMD28		RAS#
FBX_CMD29		RST#
FBX_CMD30		CKE#
FBX_CMD31		CAS#


Memory Partition A- Upper 64 bits(MF=0)



GDDR5

Mode H - Mirror Mode Mapping

	DATA Bus	
Address	0...31	32..63
FBX_CMD0	CS#	
FBX_CMD1	A3_BA3	
FBX_CMD2	A2_BA0	
FBX_CMD3	A4_BA2	
FBX_CMD4	A5_BA1	
FBX_CMD5	WE#	
FBX_CMD6	A7_A8	
FBX_CMD7	A6_A11	
FBX_CMD8	AB1#	
FBX_CMD9	A12_RFU	
FBX_CMD10	A0_A10	
FBX_CMD11	A1_A9	
FBX_CMD12	RAS#	
FBX_CMD13	RST#	
FBX_CMD14	CKE#	
FBX_CMD15	CAS#	
FBX_CMD16		CS#
FBX_CMD17		A3_BA3
FBX_CMD18		A2_BA0
FBX_CMD19		A4_BA2
FBX_CMD20		A5_BA1
FBX_CMD21		WE#
FBX_CMD22		A7_A8
FBX_CMD23		A6_A1
FBX_CMD24		AB1#
FBX_CMD25		A12_RFU
FBX_CMD26		A0_A1
FBX_CMD27		A1_A9
FBX_CMD28		RAS#
FBX_CMD29		RST#
FBX_CMD30		CKE#
FBX_CMD31		CAS#

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/08/20	Deciphered Date	2018/09/20	N17P_GDDR5_A Upper	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D OR DISCLOSED TO ANY OTHER PERSON OR ORGANIZATION WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF R&D. IT IS TO BE USED ONLY AS AN AID TO THE DESIGN OF THE PRODUCT AND NOT BE USED FOR ANY OTHER PURPOSE. IT IS TO BE KEPT IN A SAFE PLACE AND NOT BE DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size Custom	Document Number			PG541/PG741	
Date:	Tuesday, February 26, 2019 12:32:00 PM				

Follow DG

FBC_CLK0

RV163
40.2_0402_1%
OpT8



RV164
80.8_0402_1%
OpT8

FBC_CLK0F


RV165
40.2_0402_1%
OpT8

0.01u 0.040_2507K
OpT8


1






	DATA Bus	
Address	0..31	32..63
FbX_CMD0	CS#	
FbX_CMD1	A3_BA3	
FbX_CMD2	A2_BA0	
FbX_CMD3	A4_BA2	
FbX_CMD4	A5_BA1	
FbX_CMD5	WE#	
FbX_CMD6	A7_A8	
FbX_CMD7	A6_A11	
FbX_CMD8	AB1#	
FbX_CMD9	A12_RFU	
FbX_CMD10	A0_A10	
FbX_CMD11	A1_A9	
FbX_CMD12	RAS#	
FbX_CMD13	RST#	
FbX_CMD14	CKE#	
FbX_CMD15	CAS#	
FbX_CMD16		CS#
FbX_CMD17		A3_BA3
FbX_CMD18		A2_BA0
FbX_CMD19		A4_BA2
FbX_CMD20		A5_BA1
FbX_CMD21		WE#
FbX_CMD22		A7_A8
FbX_CMD23		A6_A11
FbX_CMD24		AB1#
FbX_CMD25		A12_RFU
FbX_CMD26		A0_A10
FbX_CMD27		A1_A9
FbX_CMD28		RAS#
FbX_CMD29		RST#
FbX_CMD30		CKE#
FbX_CMD31		CAS#

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2018/09/20	N17P_GDDR5_B Lower 	
THIS SET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL INFORMATION. THE INFORMATION HEREIN SHALL NOT BE TRANSMITTED, REPRODUCED, COPIED, OR DISCLOSED TO ANY OTHER DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THE DRAWING NOR THE INFORMATION CONTAINED THEREIN MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Sheet Document Number FG541 / PG741	
				Date:	Tuesday, February 26, 2019
				Sheet	33 of 69

Memory Partition B - Upper 32 bits(MF=0)




change from 1k to 00HM 0928sf




GDDR5 Mode H - Mirror Mode Mapping


Address	DATA Bus
0..31	32..63
FBx_CMD0	CS#
FBx_CMD1	A3_BA3
FBx_CMD2	A2_BA0
FBx_CMD3	A4_BA2
FBx_CMD4	A5_BA1
FBx_CMD5	WE#
FBx_CMD6	A7_A8
FBx_CMD7	A6_A11
FBx_CMD8	AB1#
FBx_CMD9	A12_RFU
FBx_CMD10	A0_A10
FBx_CMD11	A1_A9
FBx_CMD12	RAS#
FBx_CMD13	RST#
FBx_CMD14	CKE#
FBx_CMD15	CAS#
FBx_CMD16	
FBx_CMD17	A3_BA3
FBx_CMD18	A2_BA0
FBx_CMD19	A4_BA2
FBx_CMD20	A5_BA1
FBx_CMD21	WE#
FBx_CMD22	A7_A8
FBx_CMD23	A6_A11
FBx_CMD24	AB1#
FBx_CMD25	A12_RFU
FBx_CMD26	A0_A10
FBx_CMD27	A1_A9
FBx_CMD28	RAS#
FBx_CMD29	RST#
FBx_CMD30	CKE#
FBx_CMD31	CAS#





Vinafix.com



Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/08/20	Deciphered Date	2018/09/20	Cardreader		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number FG541/FG741	Rev 0.1
				Date:	Thursday, January 03, 2019	Sheet 36 of 69





Vinafix.com



Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/08/20	Deciphered Date	2018/09/20	P35-Blank	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number FG541/FG741
				Date: Thursday, January 03, 2019	Rev 0.1
				Sheet 40 of 69	



TABLE : CPU ITP DEBUG REPORT

	No use	Individual Port	DCI 2.0 w/o connector
R591	NO ASM	NO ASM	ASM
R593	NO ASM	NO ASM	ASM
R594	NO ASM	NO ASM	ASM
R595	NO ASM	NO ASM	ASM
R596	NO ASM	NO ASM	ASM
R657	NO ASM	NO ASM	ASM
R658	NO ASM	NO ASM	ASM
R102	NO ASM	ASM	NO ASM
R597	NO ASM	ASM	NO ASM
R9907	NO ASM	ASM	ASM
JXDP1	NO ASM	ASM	NO ASM
C70	NO ASM	ASM	NO ASM
R96	NO ASM	ASM	NO ASM
R101	NO ASM	ASM	NO ASM
R9909	NO ASM	ASM	ASM
R9910	NO ASM	ASM	ASM
R9916	NO ASM	ASM	ASM
R99	NO ASM	ASM	ASM
R9912	NO ASM	ASM	ASM
R9934	NO ASM	ASM	ASM
R9930	NO ASM	ASM	ASM
R9931	NO ASM	ASM	ASM
R9932	NO ASM	ASM	ASM
R9933	NO ASM	ASM	ASM

LOGIC

TABLE : PCH ITP DEBUG REPORT


	No use	Individual Port	DCI 2.0 w/o connector
R93	NO ASM	ASM	NO ASM
JXDP1	NO ASM	ASM	NO ASM
R9917	NO ASM	ASM	NO ASM
R101	NO ASM	ASM	NO ASM
R9908	NO ASM	ASM	NO ASM
R9911	NO ASM	ASM	NO ASM
R9913	NO ASM	ASM	NO ASM
R9915	NO ASM	ASM	NO ASM

LOGIC

TABLE : Functional Strap


GPP_B18/GSPI0_MOSI (No Reboot)	R563
HIGH	Enable "No Reboot" Mode
LOW	Disable "No Reboot" Mode (Default)

LOGIC





0907SF change DL1/DL2 to
S DIO(BR) AZ1215-04S.R7G SOT23-6L
PN:SC300005900 for 8111H




20180125SF: For EMC debug DL1 & DL2
Need change to SC300006100,
S DIO(BR) AZ1135-04S.R7G SOT23, A.1,EG531



1204SF update,
4 R-Short place on DC-IN CONN & LAN CONN,
2 R-Short place on LAN CONN & HDMI CONN





Add TL2 co-lay TL1 1009SF



8/16 Update RJ45 P/N DC021608091 wei


Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2018/09/20	LAN_Transformer	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				5	FG541/FG741
Date:		Saturday, February 02, 2019		Sheet	43 of 69
				Rev	0.1

Close to U1




REMOTE+/-_R, REMOTE1+/-, REMOTE2+/-:
Trace width/space:10/10 mil
Trace length:<8"


SMSC thermal sensor placed near DIMM




Near GPU&VRAM




Near CPU core



Near CPU




HW thermal sensor



over temperature threshold:
RSET=3*RTMH
92+/-30C
Hysteresis temperature threshold.
RHYST=(RSET*RTML)/(3*RTML-RSET)
56+/-30C

FAN Conn


need check ME SDV CONN list
Change to SP011411114 ref ME conn list,20181017SF update



Security Classification	LC Future Center Secret Data		
Issued Date	2016/08/16	Deciphered Date	2018/09/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title		Rev	
Thermal sensor/FAN CONN		0.1	
Size	Document Number	FG541/FG741	
Date:	Tuesday, February 26, 2019	Sheet	44 of 69


change WLAN common design SCH_SF20180719



```
if support AOC, NC R61;  
if not support AOC, stuff R61
```




for wlan same power source issue 0719SF




8/16 Update Conn. P/N SP070013200 w/

M.2 SSD(SATA/PCIE)



Change 0805 to Jump HLZ SDV 0616



Add C927 due to signal waveform abnormal
HLZ SIV 0811


For optane

PEDET (PE_DETCT)
SATA Device GND
PCIe Device Open




SSD_DET#
0 - SATA
1 - PCIe

Security Classification	LC Future Center Secret Data	Title	NGFF WLAN&SSD
Issued Date	2016/12/14	Declassified Date	2018/09/20
<p>THIS SECRET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS ASSET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPANY DESIGNER OF THIS DRAWING TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER. ANY DISCLOSURE OF THIS INFORMATION TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER MAY BE CAUSE FOR OR CONSIDERED TO BE AN ACT OF DISLOYALTY TO THE COMPANY WITHOUT PREVIOUS WRITTEN CONSENT OF LC FUTURE CENTER.</p>		File	Doc Number
		Doc	PG541/PG741
		Date	Ymmd, February 26, 2018
		Page	54 of 74







LEFT SIDE USB3.0 PORT x2



Low Active 2A





09/05 Update USBConn. P/N DC021609011 wei



09/20SF Update USB debug CONN GND pin follow TINY5

For USB Debug Function

09/20SF add USB debug follow TINY5
change from SA00007WL0D to SA00007WL00 SF1001
SVT non-staff0322SF





USBDEBUG	Kernel debug
USBDEBUG	USBDEBUG
USBDEBUG	USBDEBUG

JARTA_PRO_EN	POST 80
JARTA_PRO_EN	POST 80
JARTA_PRO_EN	POST 80

DE#	S	FUNCTION
DE#	S	FUNCTION
DE#	S	FUNCTION

SATA HDD Conn.


Vinafix.com











Delete SATA ODD


8/14 Update SF




Security Classification		LC Future Center Secret Data		Title								
Issued Date		2015/08/20		Deciphered Date			2018/09/20		HDD/ODD CONN			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.							Size		Document Number		Rev	
							Custom		FG541/FG741		0.1	
Date:		Thursday, January 03, 2019		Sheet		47		of		69		




Ref intel PDG(571391)Rev1.8 Type-C USB-IF update 0802SF



Security Classification		LC Future Center Secret Data		Title			
Issued Date	2015/08/20	Deciphered Date	2018/09/20	3D Camera			
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT WITHOUT AUTHORIZATION BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>				Size Document Number FG541/FG741		Rev. 01	
				Date: Friday, March 01, 2019		[Sheet 48 of 69]	





ON/OFF switch



Novo button

**LID switch**


K/B Connector

**KB Backlight Connector**

Finger Print Connector

follow OD V1.5 delete finger print function
0927SF

TP/B Connector







Security Classification	LC Future Center Secret Data		Title
Issued Date	2015/08/20	Deciphered Date	2018/09/20
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR PERSON WITHOUT THE WRITTEN PERMISSION OF LC FUTURE CENTER. ANY DISSEMINATION OF THIS INFORMATION MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT OUR WRITTEN CONSENT OF LC FUTURE CENTER.</p>			<p>KBD/PWR/LC/ED/TP Conn ACFC</p> <p>Doc No. PG541/PG741</p> <p>Rev. _____</p>

delete Load Switch 5VS and 3VS 20181101SF


Load Switch
+5VALW To +5VS
+3VALW To +3VS

+3VS, C173 --> 2.74ms
+5VS, C176 --> 2.03ms
VIN 5V and 3.3V (VBAS-5V), IMAK(per channel)-6A, Rds-16mohm

Vinafix.com




For DisCharge




delete reserved for VCCSTG & VCCST 0928SF


VCCSTG & VCCST change to Dual Switch



+1.0VALW TO +1.0VGS



Security Classification	LC Future Center Secret Data		Title
Issued Date	2015/08/20	Discharged Date	2018/09/20
<p>THE BASIS OF INFORMATION SHOWN IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTROL CONFIDENTIAL. ANY DISCLOSURE OF INFORMATION SHOWN HEREIN MAY BE CONSIDERED AS A VIOLATION OF THE CONFIDENTIALITY OF INFORMATION. ANY DISCLOSURE OF INFORMATION SHOWN HEREIN MAY BE CONSIDERED AS A VIOLATION OF THE CONFIDENTIALITY OF INFORMATION. ANY DISCLOSURE OF INFORMATION SHOWN HEREIN MAY BE CONSIDERED AS A VIOLATION OF THE CONFIDENTIALITY OF INFORMATION.</p>			
Doc#	Document Number	PG541/P0741	
Rev#	Revision	1.0	





Security Classification	LC Future Center Secret Data		
Issued Date	2015/08/20	Deciphered Date	2018/09/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title		Power sequence block	
Size	Document Number	Rev	0.1
Custom	FG541/FG741		
Date:	Thursday, January 03, 2019	Sheet	52 of 69


Vinafix.com

GPU Thermal Holey2 Close to RJ45
CPU Thermal Holey3 WLAN Standoff

PCB Federal Mark PAD



USB3.0 Shielding




DDR4 Shielding

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2018/09/20	Hole	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				Date:	Thursday, January 03, 2019
				Sheet	54 of 69
				Rev	0.1

Vout=5V± 3%
Vset=5.1V± 1.5%
OCP=12A
OVP=(1.15~1.25)*Vout
UVP=(0.55~0.65)*Vout
Fsw=500Khz

VOUT=5.01V
TDC=8A
OCP=12A
Fsw=600Khz

Security Classification		LC Future Center Secret Data		Title			
Issued Date		Deciphered Date		Cover Page			
2015/08/20		2018/09/20					
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT BY LC FUTURE CENTER, EITHER BY THE COMPANY OR BY THE COMPANY'S EMPLOYEES. NO INFORMATION CONTAINED HEREIN MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>							
Size		Document Number		Date		Rev	
		FG541/FG741		Wednesday, February 27, 2019 10:01:50 AM		1.0	

Vinafix.com




Security Classification		LC Future Center Secret Data		Title	
Issued Date		Discharged Date		Cover Page	
2015/06/20		2018/06/20		LCFC	
<small>THE SHEET OF ENGINEERING DRAWING IS THE INHERENT PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THE SHEET MAY NOT BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF LC FUTURE CENTER.</small>				Size	
				Document Number	
				PG541/P0741	
				Date	
				Thursday, January 18, 2018 10:58 AM	



Vinafix.com





Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2018/09/20	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				B	FG541/FG741
				Date:	Thursday, January 03, 2019
				Sheet	56 of 69
				Rev	0.1










Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/08/20	Deciphered Date	2018/09/20	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size C Document Number FG541/FG741
Date: Wednesday, February 27, 2019					Sheet 58 of 89

Security Classification				LC Future Center Secret Data				Title					
Issued Date		2015/08/20		Deciphered Date		2018/09/20		Cover Page					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.										Size Document Number FG541/FG741		Rev 1.0	
Date: Wednesday, February 27, 2019										Sheet	69	of	69





VCCIO:FB=0.6V/0.954V
 TDC=6A
 OCP:10A
 OVP:120%
 frequency:500Khz
 remove sense pull high in power side

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/08/20	Deciphered Date	2018/09/20	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size Custom Document Number FG541/FG741 Date: Wednesday, February 27, 2019 Sheet 62 of 69




Cover Page		ACFPC	
Size Custom	Document Number	FG541/FG741	Rev 0.3
Date:	Wednesday, February 27, 2019 10:41 AM 64 of 60		





Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2018/09/20	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				B	FG541/FG741
				Date:	Wednesday, February 27, 2019
				Sheet	66 of 69
				Rev	1.0



Security Classification	LC Future Center Secret Data	
Issued Date	2015/08/20	Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		

Title		Cover Page	
Size	Document Number	Pg541/Pg741	
Date	Friday, March 01, 2019	Sheet	67 of 89

